

65703 U.S. PRO
09/583097
00/02/99

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E. SCANNED <i>Am</i> Q.A. <i>CH</i>	PATENT DATE
--	-------------

APPLICATION NO. 09/583097	CONT/PRIOR D	CLASS 712	SUBCLASS 215	ART UNIT 2183	EXAMINER
------------------------------	-----------------	--------------	-----------------	------------------	----------

APPLICANTS

Marc Tremblay

Huis van

216

TITLE

Grouping logic circuit in a pipelined superscalar processor

PTO-2040
12/99[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)			NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____ _____ _____	_____ (Primary Examiner) (Date)			ISSUE FEE	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)			ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)